Hardware Design Question:
Download Questions PDF

Design a divide-by-3 sequential circuit with 50% duty circle.


Take a smiths counter with 3 f/f's
that is to say with 6 states(2*3)
now double the i/p clock frequency to the counter
the o/p of the 3rd f/f is divide by 6 of the i/p with 50% duty cycle
so effectively u got divide by 3 freq with 50% duty cycle

Download Hardware Design Interview Questions And Answers PDF

Previous QuestionNext Question
Give the truth table for a Half Adder. Give a gate level implementation of the same.Give two ways of converting a two input NAND gate to an inverter.