86 Family Question: Download Questions PDF
What are set up time & hold time constraints What do they signify Which one is critical for estimating maximum clock frequency of a circuit?
Answer:
Set up time constraint signifies how late the input signal
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
can arrive before the active edge of the flip-flop. Smaller
the set up time, the better.
Hold time on the other hand signifies how long the value at
the input needs to be held stable after the the active edge.
Again the smaller the hold time, the better.
For estimating maximum clock frequency, set up time is critical.
Download 86 Family Interview Questions And Answers
PDF
| Previous Question | Next Question |
| Explain What is the difference detween ISR & function call? | Please give a circuit to divide frequency of clock cycle by two? |