The Transmission-Gate's input is connected to the D_LATCH data input (D), the control input to the Transmission-Gate is connected to the D_LATCH enable input (EN) and the Transmission-Gate output is the D_LATCH output (Q)

|
Question :
Draw a Transmission Gate-based D-Latch? |
|
Answer of Selected Question
| Download Hardware Design Interview Questions And Answers PDF | |
![]() |

| ► | Design a divide-by-3 sequential circuit with 50% duty circle. |
| ► | Draw a Transmission Gate-based D-Latch? |
| ► | How do you detect a sequence of "1101" arriving serially from a signal line? |
| ► | Give the truth table for a Half Adder. Give a gate level implementation of the same. |
| ► | What are set up time & hold time constraints? What do they signify? Which one is critical for estimating maximum clock frequency of a circuit? |
| ► | Basic Computer Frequently Asked Interview Questions and Answers |
| ► | A + (Plus) Hardware Frequently Asked Interview Questions and Answers |
| ► | Microprocessor Frequently Asked Interview Questions and Answers |
| ► | Electronics Frequently Asked Interview Questions and Answers |
| ► | Computer Architecture Frequently Asked Interview Questions and Answers |
|
||
|
Webmaster Said:
Thank you.